Logo image
Self-Clamping Programming in Narrow-Bridge Floating Gate Cells for Multi-Level Logic Non-Volatile Memory Applications
期刊文章   開放取用(OA)

Self-Clamping Programming in Narrow-Bridge Floating Gate Cells for Multi-Level Logic Non-Volatile Memory Applications

Wei-Cheng Zhuang, Ching-Ting Chien, Chrong Jung LinYa-Chin King
IEEE Journal of the Electron Devices Society, 卷.8, 頁碼.681-685
2020

摘要

flash memory logic NVM MLC MTP Biotechnology Electronic Optical and Magnetic Materials Electrical and Electronic Engineering
A new self-converging programming characteristic in a single-poly floating-gate memory cell with full-compatibility to a CMOS logic technology is observed and studied. A uniquely design cell with a narrow-bridging line between two coupling capacitors promotes a localized charging effect at the electron tunneling site, leading to clamping of threshold voltage states. Through this mechanism, the new multi time programmable (MTP) cells exhibit tight threshold voltage distributions for multi-level cells (MLC) operations. Improved cycling reliability and one-shot multi-level programming has been fully demonstrated in this work.

檔案與連結 (1)

url
https://doi.org/10.1109/JEDS.2020.3005904檢視
已出版(紀錄版本) 開放

相關連結

指標

1 檢視次數

詳細資料

Logo image