Logo image
Self-matching SRAM with embedded OTP cells in nanoscale logic CMOS technologies
Journal article   Peer reviewed

Self-matching SRAM with embedded OTP cells in nanoscale logic CMOS technologies

Sheng-Yen Chien, Po-Yen Lin, Hung-Yu Chen, Chrong-Jung Lin and Ya-Chin King
IEEE Transactions on Electron Devices, Vol.61(11), pp.3731-3736
01/11/2014

Abstract

CMOS logic process high-k metal gate logic NVM process variation static RAM (SRAM)
This paper reports a new static RAM (SRAM) cell featuring its self-matching characteristic for enhanced static noise margin (SNM) in low-voltage applications. This new SRAM employs trimming devices replacing pull-down transistors to compensate mismatches. Through a blanket trimming operation enabling self-matching of the two branches, effective suppression of variability with improved SNM distribution has been successfully demonstrated in nanoscaled SRAMs. © 2014 IEEE.

Metrics

1 Record Views

Details

Logo image