Abstract
This article presents a new concept for designing on-chip storage and cache that will enable efficient management of intermediate fluid samples during transportation and for reuse. The goal of this synthesis process is to reduce both the overall execution time of the assay and the chip area at the same time. By minimizing channel conflicts and recognizing maximum independent sets, storage requirements are efficiently handled jointly by channels as well as by both distributed and dedicated storage cells.