Logo image
Test energy minimization for C-testable ILAs
Journal article   Peer reviewed

Test energy minimization for C-testable ILAs

Shih-Arn Hwang and Cheng-Wen Wu
Journal of Information Science and Engineering, Vol.15(6), pp.899-911
11/1999

Abstract

Built-in self-test C-testability Design for testability Iterative logic array Logic testing Test energy minimization Information Systems
We consider energy consumption during testing for C-testable iterative logic arrays (ILAs) We show that the cell test sequences in the ILA have a property of repetition and ensure that the test energy depends on the order of the test patterns, which is obvious for random logic, but is not for ILAs due to its iteration property. The time complexity for obtaining the transition energy of all possible pattern sequences is reduced from O(X 2 N 2 C 2 ) to O(X 2 C 2 ), where X, N, and C represent the test length, array size, and cell complexity, respectively. We formulate the problem of finding the optimal test sequence, as a shortest-path problem. Using the obtained test sequence the total energy consumption is minimized, and the transition power is within the design specification. The time complexity is independent of the array size.

Metrics

1 Record Views

Details

Logo image