Logo image
Methods For Optimizing Die Placement
Patent

Methods For Optimizing Die Placement

Taiwan Semiconductor Manufacturing Company, 簡禎富, Hsiao, Chih-Wei, Wang, Yeh-Jye, Lin, Chih-Wei, Wang, Jen-Hsin and Chou, Hong-Hsing
31/01/2007

Abstract

A method of optimizing die placement on a wafer having an alignment mark with a computing system includes arranging a plurality of fields on the wafer in a first position. Dummies are inserted between at least one arranged field and the alignment mark and inserted adjacent to the wafer edge. The total number of dies manufacturable on the wafer at the first position is determined. The wafer position is shifted to a second position relative to the position of the plurality of fields, and the total number of dies manufacturable on the wafer at the second position is determined. The total number of manufacturable dies from each of the first and the second positions is compared, and the positions having the higher number of manufacturable die are candidates of optimal die placement position. Then the total number of fields, the total number of dummies, and the total number of shared dummies are evaluated to decide the optimal die placement position.

Metrics

1 Record Views

Details

Logo image