Abstract
The present invention provides a structure and manufacturing method for reducing stress of chip. The structure comprises a Through-Silicon Via (TSV) hole, a plurality of reinforcing bases, and a plurality of base bodies. These reinforcing bases are near and around the TSV hole. The base body is set on one side edge of the reinforcing base. Wherein, the reinforcing base or the base body does not connect with the TSV hole.