Abstract
The present invention relates to a circuit re-synthesis and method for delay variation tolerance. The method employs additional and redundant logic gates in a circuit such that the circuit has certain degree of tolerance, so as to tolerate circuit operation performance variation, reduce the area cost and provide excellent stability under the premise of not changing the function of entire circuit. As such, the method can be applied to the IC industry to enhance production yield of chips.