Abstract
This invention provides the three dimensional chip stacking electronic package, where stacking chip has via structure with conductive material to achieve electrical connection. The package applies electric pads to stack each stacking chips, and utilized wire bonding technology to achieve electrical connection between stacking chip and substrate, where the bonding structure is protected by molding compound. The package can be electrically connected with another substrate to achieve board-level package.