Abstract
An access unit for a static random access memory (SRAM) is provided. The access unit comprises two inverters. Strengths of currents flow between the two inverters will be unbalanced when the inverters are provided with two different voltages through bitline pair respectively. Therefore data can be written to the SRAM.